The high performance, low cost, portable
PC based Logic Analyzer BieneLogi01 for development, production
and service applications.
The BieneLogi01 is portable PC based Logic Analyzer that connects
to the parallel port of your desktop or laptop computer. It features
16/8 channels, 80/160 MSa/s sampling rates, 32/64K data buffers
and software.
The Logic Analyzer is a multi-channel recording instrument that
collects data when a pre-defined sequence of logical events occurs.
It captures and displays \par digital signals generated by your
debugging logic circuit. The BieneLogi01 is a high performance,
low cost, portable PC based Logic Analyzer for development, production
and service applications.
|
General Specifications
|
| Channels |
16 |
| Buffer size |
32K (16 channel mode) / 64K (8 channel mode) |
| Threshold Voltage |
TTL/CMOS, CMOS 5V, CMOS 3.3V, CMOS 2.5V, Variable
0.4V to +2.5V |
| Trigger |
Single level 12 bit wide trigger word with each
bit settable to 0,1 or X (don't care) |
| External clocks |
1 (40MHz maximum) |
| Input Impedance |
100 Kohm |
| Input Voltage |
0V to 5V |
| Sampling Clock |
160MSa/s (8 channels mode), 80MSa/s, 40MSa/s,
20MSa/s, 10MSa/s, 4MSa/s, 2MSa/s, 1MSa/s, 400KSa/s, 200KSa/s,
100KSa/s, 40KSa/s, 20KSa/s, 10KSa/s, 4KSa/s, 2KSa/s, 1KSa/s,
External |
| |
Trigger |
| Trigger Conditions |
0,1, and X (don't care) for 12 channels |
| Trigger Event |
1 - 16 |
| Trigger Sequence |
4 |
| Post-Trigger |
0 to 87.5 % |
| |
Software / Hardware |
| Timing |
Data can be displayed on screen as a timing waveform.
Each channel can have a user-specified name. Channels can be
also viewed in HEX/BIN-format |
| Data Zoom |
1:80 to 20:1 |
| Printed Output |
Timing waveforms can be printed on any Windows
compatible printer |
| Software Compatibility |
Windows 95/98 |
| |
Physical |
| Included |
Logic Analyzer, power supply, 17 Hirschmann clips
and wires, software, user manual, interface cable |
| Dimensions |
148 x 119 x 39 mm |
| Power Supply |
External, 5Vdc/1A |
| Interface |
Parallel printer port (LPT1, LPT2) |